Abstract-An insightful evaluation of commercial highvoltage power MOSFETs for soft-switching converters is reported in this paper with special emphasis on elucidating power loss contributions and electrical parameter requirements. Experimental tests have been carried out to evaluate different Silicon Super-Junction technologies used in the primary side of a 600 W half-bridge LLC resonant converter operating in inductive mode. Unexpectedly, none of the existing figures of merit, inferred from datasheets, can predict the performance ranking due to the additional soft-switching losses (ESW_SOFT). Subsequently, a new characterization test based on a pulsed I-V system is suggested and proved to quantify ESW_SOFT.
INTRODUCTION
Resonant circuits have a long history in power conversion [1] . However, it was not until last decade that the market adoption of LLC converters ( Figure 1 ) was massive in the segments of adapters, flat panel TV, datacenters, Electric and Hybrid Vehicle (EV/HEV) and Photovoltaic (PV) inverters among others [2] , [3] . Many of these applications must meet the highest efficiency standard, such as, 80PLUS® Titanium [4] . Consequently, the efficiency of the selected converter topology must be very high and the selection of a resonant topology achieving Zero Voltage Switching (ZVS) can provide a reduction of losses and volume. Nowadays, the proper selection of high-voltage (~600 V) Super Junction MOSFETs (SJ-MOSFETs) used in the LLC primary side is crucial to obtain an optimum system design with a small footprint, low cost and high efficiency [5] .
This work aims to review the methodology followed to select SJ-MOSFETs by deeply investigating their different power losses contributions. This means interpreting all the power loss contributions and which are the electrical parameters that have direct impact in them. Besides, new characterization techniques and Figures of Merit (FoMs) , that will help the designer during the selection of the devices for the application, are proposed. This paper is organized as follows. Section II explains the criterion to select the SJ-MOSFETs under comparison. Moreover, a detailed insight on the power losses contributions of the SJ-MOSFETs is carried out (losses models are developed) in order to compare them with the obtained experimental results. In Section III a new electrical characterization is proposed and a new FoM which takes into account soft-switching losses is proposed. Finally, conclusions are drawn in Section IV. A minimum deadtime between the turn-off of one primary-side SJ-MOSFET and the turn-on of the other one must be assured to avoid short-circuits (time domain analysis (1), (2)).
td,min is the minimum deadtime needed, proportional to tlin (the linear time of operation of the SJ-MOSFETs), QOSS (output charge of the SJ-MOSFETs) and IMpk (peak magnetizing current of the transformer). tlin is function of RG (gate resistance), VGSth (gate threshold voltage), CDS (drainto-source capacitance) and CGD (gate-to-drain capacitance).
Moreover, the energy in the resonant tank must be enough to discharge the output capacitance of the SJ-MOSFET (energy domain analysis (3)).
, is the minimum energy required in the resonant tank, which is proportional to (magnetizing inductance of the transformer), (leakage inductance of the transformer) and (minimum magnetizing current of the transformer). The maximum energy that the SJ-MOSFET must store ( , ) depends on (its output capacitance) and (the maximum drain-to-source voltage in the switching node).
It is not necessary to design a different for each SJ-MOSFET in order to optimize the performance since the devices that have been selected share the same and values, and ZVS is guaranteed for all the power range.
Examples of experimental waveforms measured in the converter are shown (ISHUNT, VGS, VDS and estimated Pins in Figure 2a and IRES in Figure 2b ) for different load levels. It is worth to remark that even if ZVS is achieved (td,min is assured and there is no ringing in the measurements) some power losses appear during the switching (see Pins in Figure 2a ). Moreover, the IRES value during the transition is nearly the same regardless of the load level, which will be helpful in order to estimate the switching losses.
An efficiency comparison is performed in the full load range with the same test protocol and operating conditions (VIN=380V, VOUT=12V). In Figure 3a , differential efficiencies for loads going from 20% to 100% of full load are presented). DUT1 is considered as the reference, since it shows the best performance in the whole range. The dispersion error is estimated considering the information given by the LLC evaluation board manufacturer and the lab equipment utilized. Even performing ZVS, PSW losses are relevant and differences in the power losses between transistors are due to PSW+PDR at light loads (Figure 4a ) and to PSW+PON at heavy loads (Figure 4c ). Traditional selective procedures for power devices, based on only one FoM, for example, the conduction resistance (RON) are not sufficient since they cannot explain differences among efficiencies for low and medium loads (Figure 3a) .
In Figure 4a , at low load, whereas low PON losses remain almost equal for all the DUTs, differences in PDR losses have small impact and PSW losses are dominant.
Besides, at medium load (Figure 4b ), divergence in this parameter (PSW) among devices make the difference (PON losses are the highest but fairly the same value, but differences at PSW have a great impact in the losses contribution). However, it is known that PSW does not depend only on one electrical parameter (Eoss, Qoss, etc… in Table 1 ) and, therefore, new FoMs are mandatory in order to evaluate divergence of power losses.
For heavy loads (Figure 4c) , PON is by far the main factor of losses in the SJ-MOSFETs, yet disparity among the PSW losses are discernible.
Therefore, depending on the application and the range of power that will be demanded a suitable selection criterion based on more complex FoMs is needed. 
Little dispersion (< 5%) between PON experimental and theoretical values is achieved (Figure 5a ), based on RON and ISHUNT waveforms, guaranteeing a fitting model of losses.
However, there are many factors to consider when calculating PDR (11) [7] (Figure 5b,c) , such as: (5), (6), (7), (8) (losses due to the commercial driver IC itself, commonly disregarded), driving-on (9) and driving-off losses (10) .
The factors that contribute to the total driving power dissipation are:
The quiescent current (high side and low side) of the IC.
where IDDmax is the operating current for the maximum switching frequency of the application, VDDmax the maximum supply voltage of the driver, IQBS the quiescent current of the high side section and VBSmax the maximum voltage at the bootstrap capacitor. The input sections that generate losses by means of their input structures (pull-down resistors, Rpull-down).
The leakage losses between the control to any high side section.
where ILVS is the leakage current and VIN is the high side DC voltage. The output sections, driving-on (Pon) and driving-off (Poff) losses:
where QG is the total gate charge of the power transistor, fs the switching frequency and RGon, RG, RGint and RGoff are the gate and MOSFET resistances detailed in Figure 6 . All contributions can be estimated as the sum of the above-mentioned factors. The final power dissipation is:
As an example of this driving power losses model, a comparison between theoretical and experimental driving-on losses calculation is shown (Figure 5c ). As has been shown, PSW losses are significant, especially at low and medium load, even if the converter is working with ZVS. It is important to predict and quantify those additional soft-switching losses, ESW_SOFT [8] .
The quantification of ESW_SOFT for SJ-MOSFETs in LLC resonant converters has drastically changed during the last decade. Despite some initial works neglecting them [5] , other investigations point out to an increasing ESW_SOFT predominance in modern soft-switching converters [9] . Efforts have been done to include non-linear capacitance effects [10] - [11] and non-ZVS operation [12] in MOSFETs simulation models. However, the most recent discoveries in output capacitance (COSS) hysteresis for SJ-MOSFETs are not considered in those models [13] - [16] .
A physical relationship between unexpected ZVS power loss and COSS hysteresis was introduced in [17] for SJ MOSFETs. The experimental observations published in [13] were qualitatively reproduced in [17] , elucidating the existence of ESW_SOFT during COSS charge and discharge.
The value of ESW_SOFT varies from device to device in function of geometrical and technological features. Furthermore, no information on this effect is provided in datasheets, application notes or simulation models. In fact, COSS provided by device vendors is typically extracted by small-signal techniques when only large-signal analysis captures COSS hysteresis.
In order to obtain a new explicative FoM, an Auriga pulsed I-V system [18] is proposed for ESW_SOFT characterization. Differently from other reported techniques [19] - [21] , this is the first suggested commercial system. The characterization system that this hardware delivers is able to capture measurements with very high speed and resolution (up to 0.01% of max current), and it is temperature independent. Moreover, voltage/current measurements have emerged as the preferred method of getting different characteristics of active devices. Figure 7a shows an example of some measurements done to extract ESW_SOFT (by applying a 400 V pulse on the device with the period/frequency desired, and measuring ID, VDS and the cumulative energy -EACC-waveforms). Concretely, ESW_SOFT is considered as the energy accumulated after applying a complete cycle of discharge-charge to the device.
Based on the information extracted, the mechanism to detect COSS-hysteresis can be seen in Figure 7b (by dividing the current by the derivative of the voltage), noticeable and measurable during the charge and discharge of the SJMOSFETs. This effect is an inherent loss mechanism for SJMOSFETs due to their inner structure. Differently from the information usually provided by the manufacturer (Figure 7 , small signal waveform, in red), this characterization shows dissimilarities between the charge and discharge of the devices (large signal, in blue) which states and validates an intrinsic energy loss.
By using this characterization method, Figure 7c compares the new FoM defined as RON*ESW_SOFT for different technologies (GaN E-Mode devices, SiC MOSFETs and some of the DUTs characterized in this paper). This FoM which considers both RON (important for heavy loads) and ESW_SOFT (crucial for low and medium loads) qualitatively matches with efficiencies ( Figure 3a ) and PSW trends ( Figure   4 ), since the experimental results show that DUT1 presents better performance than DUT5 or DUT4, and it can be extended to the rest of devices under test.
It is worth to remark that other technologies (GaN, SiC) for the same range of voltage promise better performance according to the proposed FoM. A deep power loss model, which takes into account PON, PDR and PSW contributions, is followed and compared with experimental results, showing a good match.
Up to now, existing FoMs are not enough to select the optimum power transistors for LLC primary side. New FoMs which consider PDR and PSW, especially relevant at low and medium loads, are needed. Eventually, a new I-V based ESW_SOFT characterization method is proposed and explained and a new FoM based on this intrinsic energy is described.
